University of Oulu

P. Jalas and T. Rahkonen, "Estimating the Impact of Methodology on Analog Integrated Circuit Design Time," in IEEE Design & Test, vol. 34, no. 1, pp. 35-46, Feb. 2017. doi: 10.1109/MDAT.2015.2497331

Estimating the impact of methodology on analog integrated circuit design time

Saved in:
Author: Jalas, Panu1; Rahkonen, Timo2
Organizations: 1Oulu Southern Institute University of Oulu
2University of Oulu
Format: article
Version: accepted version
Access: open
Online Access: PDF Full Text (PDF, 1.8 MB)
Persistent link: http://urn.fi/urn:nbn:fi-fe2018113049589
Language: English
Published: Institute of Electrical and Electronics Engineers, 2017
Publish Date: 2018-11-30
Description:

Abstract

The article discusses analog design practices and proposes a project management model for studying which analog design methodology will achieve the fastest time-to-market given the probability of design errors.

see all

Series: IEEE design and test
ISSN: 2168-2356
ISSN-E: 2168-2364
ISSN-L: 2168-2356
Volume: 34
Issue: 1
Pages: 35 - 46
DOI: 10.1109/MDAT.2015.2497331
OADOI: https://oadoi.org/10.1109/MDAT.2015.2497331
Type of Publication: A1 Journal article – refereed
Field of Science: 512 Business and management
113 Computer and information sciences
222 Other engineering and technologies
213 Electronic, automation and communications engineering, electronics
Subjects:
Copyright information: © 2017 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.