University of Oulu
Oulu University Library
Jurita
Laturi
Muuntaja

Similar Items

Cover Image

S. Shahabuddin, A. Mämmelä, M. Juntti and O. Silvén, "ASIP for 5G and Beyond: Opportunities and Vision," in IEEE Transactions on Circuits and Systems II: Express Briefs, doi: 10.1109/TCSII.2021.3050785

SIP for 5G and beyond : opportunities and vision

Saved in:
Author: Shahabuddin, Shahriar1; Mämmelä, Aarne2; Juntti, Markku3;
Organizations: 1Mobile Networks, Nokia, Finland
2VTT Technical Research Centre of Finland, Finland
3Centre for Wireless Communications (CWC), University of Oulu, Finland
4Center for Machine Vision and Signal Analysis (CMVS), University of Oulu, Finland
Format: article
Version: accepted version
Access: open
Online Access: PDF Full Text (PDF, 0.2 MB)
Persistent link: http://urn.fi/urn:nbn:fi-fe202101212283
Language: English
Published: Institute of Electrical and Electronics Engineers, 2021
Publish Date: 2021-01-21
Description:

Abstract

The tutorial discusses application-specific instruction-set processors (ASIP) and their potential for the fifth generation (5G) and beyond 5G networks. ASIP is a class of customized processor, typically designed for a single or a small set of applications, incorporating flexibility of a software implementation and efficiency of a register transfer level (RTL) based design. In this paper, we present advantages, methodology, tool sets and a summary of state-of-the-art ASIPs for communication systems. In addition, we identify key features of 5G and beyond 5G systems where flexibility is a key requirement and thus, ASIPs can play a pivotal role.

see all
Series: IEEE transactions on circuits and systems. II, Express briefs
ISSN: 1549-7747
ISSN-E: 1558-3791
ISSN-L: 1549-7747
Volume: Early Access
Issue: Early Access
Pages: 1 - 7
DOI: 10.1109/TCSII.2021.3050785
OADOI: https://oadoi.org/10.1109/TCSII.2021.3050785
Type of Publication: A1 Journal article – refereed
Field of Science: 213 Electronic, automation and communications engineering, electronics
Subjects:
5G
6G
ASIC
ASIP
B5G
FPGA
RTL
VLSI
Article
Copyright information: © 2021 IEEE. Personal use of this material is permitted. Permission from IEEE must be obtained for all other uses, in any current or future media, including reprinting/republishing this material for advertising or promotional purposes, creating new collective works, for resale or redistribution to servers or lists, or reuse of any copyrighted component of this work in other works.