University of Oulu

SystemVerilog-kieleen ja UVM-verifiointimenetelmään perustuva parametrisoitava testipenkki

Saved in:
Author: Tikka, Seppo1
Organizations: 1University of Oulu, Faculty of Technology, Department of Electrical Engineering, Electrical Engineering
Format: ebook
Version: published version
Access: restricted
  Theses with restricted access are only available for reading on the e-thesis workstations.
Pages: 51
Persistent link:
Language: Finnish
Published: Oulu : S. Tikka, 2013
Publish Date: 2013-06-03
Thesis type: Master's thesis (tech)
Tutor: Lahti, Jukka
Reviewer: Rahkonen, Timo
Lahti, Jukka
Copyright information: © Seppo Tikka, 2013. This publication is copyrighted. You may download, display and print it for your own personal use. Commercial use is prohibited.