|
|
Signal and power integrity models as a part of component library |
|---|---|
| Author: | Hirvelä, Mikael1 |
| Organizations: |
1University of Oulu, Faculty of Information Technology and Electrical Engineering, Electrical Engineering |
| Format: | ebook |
| Version: | published version |
| Access: | restricted |
| Theses with restricted access are only available for reading on the e-thesis workstations. | |
| Pages: | 54 |
| Persistent link: | http://urn.fi/URN:NBN:fi:oulu-201906072485 |
| Language: | English |
| Published: |
Oulu : M. Hirvelä,
2019
|
| Publish Date: | 2019-06-11 |
| Thesis type: | Master's thesis (tech) |
| Tutor: |
Rahkonen, Timo |
| Reviewer: |
Rahkonen, Timo Määttä, Kari |
| Subjects: | |
| Copyright information: |
© Mikael Hirvelä, 2019. This publication is copyrighted. You may download, display and print it for your own personal use. Commercial use is prohibited. |