|
|
High-level synthesis with systemc in control logic design, verification and synthesis |
|---|---|
| Author: | Inzimam ul Haq, Rana1 |
| Organizations: |
1University of Oulu, Faculty of Information Technology and Electrical Engineering, Department of Communications Engineering, Communications Engineering |
| Format: | ebook |
| Version: | published version |
| Access: | restricted |
| Theses with restricted access are only available for reading on the e-thesis workstations. | |
| Pages: | 39 |
| Persistent link: | http://urn.fi/URN:NBN:fi:oulu-202212143755 |
| Language: | English |
| Published: |
Oulu : R. Inzimam ul Haq,
2022
|
| Publish Date: | 2022-12-14 |
| Thesis type: | Master's thesis (tech) |
| Tutor: |
Lahti, Jukka Häkkinen, Juha |
| Reviewer: |
Lahti, Jukka Häkkinen, Juha |
| Subjects: | |
| Copyright information: |
© Rana Inzimam ul Haq, 2022. This publication is copyrighted. You may download, display and print it for your own personal use. Commercial use is prohibited. |