|
|
Study on bit parallel and serial arithmetic logic approaches |
|---|---|
| Author: | Vähäsöyrinki, Veikko1 |
| Organizations: |
1University of Oulu, Faculty of Information Technology and Electrical Engineering, Department of Computer Science and Engineering, Computer Science |
| Format: | ebook |
| Version: | published version |
| Access: | open |
| Online Access: | PDF Full Text (PDF, 1.1 MB) |
| Pages: | 21 |
| Persistent link: | http://urn.fi/URN:NBN:fi:oulu-202303101234 |
| Language: | English |
| Published: |
Oulu : V. Vähäsöyrinki,
2023
|
| Publish Date: | 2023-03-13 |
| Thesis type: | Bachelor's thesis |
| Tutor: |
Silvén, Olli |
| Description: |
Abstract This paper provides general overview of how computers process numbers and how computers do arithmetic. Different ways to implement digital arithmetic logic are presented. Bit-serial designs can save chip real estate, but require more clock cycles for arithmetic operations such as additions and multiplications. Bit-parallel designs produce results with fewer clock cycles, but require more gates, e.g., due to carry-look-ahead generators. This may translate into higher power dissipation. This BSc thesis presents an exploration of bit-serial-parallel and bit-parallel arithmetic logic designs. The intention is to gain understanding of their basic design characteristics. see all
|
| Subjects: | |
| Copyright information: |
© Veikko Vähäsöyrinki, 2023. Except otherwise noted, the reuse of this document is authorised under a Creative Commons Attribution 4.0 International (CC-BY 4.0) licence (https://creativecommons.org/licenses/by/4.0/). This means that reuse is allowed provided appropriate credit is given and any changes are indicated. For any use or reproduction of elements that are not owned by the author(s), permission may need to be directly from the respective right holders. |
|
https://creativecommons.org/licenses/by/4.0/ |