ASIP Design for Multiuser MIMO Broadcast Precoding

Shahriar Shahabuddin, Olli Silvén, and Markku Juntti

Abstract—This paper presents an application-specific instruction-set processor (ASIP) for multiuser multiple-input multiple-output (MU-MIMO) broadcast precoding. The ASIP is designed for a base station (BS) with four antennas to perform user scheduling and precoding. Transport triggered architecture (TTA) is used as the processor template and high level language is used to program the ASIP. Several special function units (SFU) are designed to accelerate norm-based greedy user scheduling and minimum-mean square error (MMSE) precoding. We also program zero forcing dirty paper coding (ZF-DPC) to demonstrate the reusability of the ASIP. A single core provides a throughput of 52.17 Mbps for MMSE precoding and takes an area of 87.53 k gates at 200 MHz on 90 nm technology.

Index Terms—MU-MIMO, Precoding, ASIC, ASIP, TTA.

I. INTRODUCTION

Multiuser multiple-input multiple-output (MU-MIMO) is an advanced form of traditional single user MIMO where several users occupying the same bandwidth communicate with a base station (BS). MU-MIMO combines the benefits of traditional MIMO and space-division multiple access (SDMA) to provide significant improvements on the overall system performance [1].

Data detection in MU-MIMO is more complex traditional MIMO systems because different user receivers need to coordinate between themselves to cancel the interference. If the channel information is available at the transmitter, it is possible to remove the interference by precoding techniques. Another advantage of precoding techniques is the possibility to simplify the receivers [2]. On the other hand, user scheduling is also necessary for a practical MU-MIMO system due to the limited number of antennas at the BS. The performance of user scheduling and precoding depends on each other and both can affect the overall system performance. It is very difficult to select a particular user scheduling or precoding algorithm as there are numerous algorithms available for different scenarios. There is a growing need for flexible implementation of the MU-MIMO precoders with the capability to update whenever necessary.

Several hardware implementations for MU-MIMO precoding are proposed in [3], [4] and [5]. The fixed hardware implementations provide high data rate and consume less silicon area compared to the customized application specific processors (ASIP). The drawback of the fixed hardware implementation is that it operates only on a fixed set of parameters due to the hardwired control path and it is very difficult to modify the control path in the future. An ASIP customized for a small set of algorithms is an attractive solution in terms of cost, silicon area and high throughput. Most importantly, an ASIP reduces the design risk with an instruction memory that can be used to load new programs or control instructions.

In this paper, we propose an ASIP for MU-MIMO broadcast precoding. The ASIP is based on the transport triggered architecture (TTA) paradigm. TTA is a process design philosophy where the programmer can control the internal data transports between different function units of the processor. TTA exploits the instruction level parallelism (ILP) by processing several instructions in a single clock cycle [6], [7].

A norm-based greedy scheduler is used in this work. The scheduler selects four user indices out of a total twenty users. QR decomposition on augmented channel matrix is used to simplify and solve the MMSE filtering problem. We also configured the ASIP with high level language to support low complexity zero forcing dirty paper coding (ZF-DPC). The precoder design is more realistic as it considers scheduling unlike most other precoder implementation. To our knowledge, this is the first precoder ASIP based on TTA architecture. The ASIP can perform greedy scheduling, QR decomposition and MMSE filtering in 102, 340 and 92 clock cycles respectively. The architecture is synthesized on 90 nm technology and takes an area of 87.53 k gates at 200 MHz.

The rest of the paper is organized in the following way: The system model and precoding algorithms are presented in Section II and Section III. The processor architecture is presented in Section IV. In Section V, the simulation results and the processor performance are discussed. The conclusion is drawn in Section VI.

II. SYSTEM MODEL

We consider a single cell downlink channel with a $M$ antenna BS serving a total $N$ single antenna users. The set $\mathcal{U}$ consists of the integer indices of all users in the system. At any given instant, the BS transmits data for a subset $\mathcal{A} \subset \mathcal{U}$ where $|\mathcal{A}| = M$. $\mathcal{A}$ is the active user set that consists of the indices of the multiplexed users at a given scheduling instant. $\mathcal{A}$ is selected by greedy scheduling where the norm of all user channels are calculated and $\mathcal{M}$ users with highest norm are selected such that

$$\mathcal{T} = \arg \max_{\mathcal{V} \in \mathcal{U}\setminus \mathcal{A}} \|\mathbf{h}_k\|^2. \quad (1)$$
We initialize the active user set as an empty set, $A = \{ \emptyset \}$.

The BS transmits to $M$ different active users through $M$ antennas at any time instant. However, the transmitted signals for different users interfere with each other and thus corrupt the signal designated to any particular user. Thus, the received signal for user $k$ can be expressed as

$$y_k = h_k^H x_k + \sum_{j \neq k} h_j^H x_j + n_k,$$

where $h_k \in \mathbb{C}^{M \times 1}$ is the channel vector between the BS and user $k$, $x_k \in \mathbb{C}^{M \times 1}$ is the transmitted signal for user $k$ and $n_k$ is zero mean Gaussian noise.

The transmitted vector for user $k$ is obtained by multiplying the beamforming vector $w_k$ and symbol $u_k$ as

$$x_k = w_k u_k.$$

The beamforming vector $w_k$ is applied to avoid the interference caused by other transmitted signals.

We stack the channel vectors to form a channel matrix $H \in \mathbb{C}^{M \times M}$ and beamforming vectors to form the precoding matrix $W \in \mathbb{C}^{M \times M}$ and thus the input-output relation can be written as

$$y = HWu + n,$$

where $u$ is a vector of the original symbols, $n$ is the noise vector and $y$ is the received signal vector.

Typically, precoders are designed with respect to a total power constraint of the form

$$E\|x\|^2 = \text{Tr}(WW^H) \leq P,$$

where total power, $P > 0$. Total power constraint simplifies the design problem and leads to simple precoders.

### III. PRECODING ALGORITHM

#### A. Zero-Forcing Precoding

Zero forcing (ZF) is one of the simplest precoding methods. The multiuser channel is decoupled to multiple independent sub-channels in the ZF precoding. ZF can perform very well when the signal-to-noise ratio (SNR) or the number of users is sufficiently high. ZF precoder is essentially a channel inversion problem. Wiesel et al. have shown that pseudo-inverse based precoder is optimal for maximizing performance measure under total transmit power constraint [2]. ZF precoding matrix can be expressed as

$$W_Z = H^H(HH^H + \alpha^2 I)^{-1}.$$

#### B. MMSE Precoding

ZF precoders do not provide linear capacity growth in the multi user channel. This is due to the fact that ZF precoders impose a stringent requirement that the interference from the receivers has to be removed [8]. A small amount of interference at each receiver helps to consider a large set of potential solutions that provide higher capacity for a given transmit power [1]. We use a regularization of the pseudo-inverse to compute the MMSE precoding matrix as

$$W_M = H^H(HH^H + \alpha^2 I)^{-1},$$

where $\alpha^2$ is the regularization factor. A non-zero regularization factor can be used to allow a measured amount of multi-user interference.

#### C. MMSE Precoding with QR Decomposition

An extended channel matrix can be formed to solve the MMSE problem in the following way

$$H = [H \quad \alpha I_N] \Leftrightarrow H^H = \begin{bmatrix} H^H \\ \alpha I_N \end{bmatrix}.$$

The right pseudo-inverse of the extended channel matrix takes the following form where the upper half of the equation is the same as MMSE precoder expression of (6).

$$W = \begin{bmatrix} \alpha(W_M H_M) \\ \alpha^2 I \end{bmatrix}.$$

We apply QR decomposition on the Hermitian transpose of extended channel matrix $H$ as

$$H^H = \begin{bmatrix} H^H \\ \alpha I_N \end{bmatrix} = QR = \begin{bmatrix} Q_1R \\ Q_2R \end{bmatrix}.$$

The inversion of $R$ can be easily found by

$$\alpha I_N = Q_2 R \Rightarrow R^{-1} = \frac{1}{\alpha} Q_2.$$

Afterwards we use the expression of (10) to further simplify (11) as

$$W = \frac{1}{\alpha} QQ^H = \frac{1}{\alpha} \begin{bmatrix} Q_1Q_1^H \\ Q_2Q_2^H \end{bmatrix}.$$

From (9) and (12) we get

$$W_M = \frac{1}{\alpha} Q_1Q_1^H.$$

A similar approach is taken in [9] to simplify the MMSE precoding applying QR on extended channel matrix. The regularization factor is traditionally calculated as

$$\alpha^2 = \frac{M \sigma^2}{P},$$

where $\sigma^2$ is the noise variance and $P$ is the power constraint.

#### D. ZF-DPC Precoding

Dirty paper coding (DPC) is a highly nonlinear technique and its implementation is a very challenging problem [10]. Zero forcing dirty paper coding (ZF-DPC) is a reduced complexity suboptimal DPC scheme that was first proposed in [11]. The channel matrix is decomposed to a lower triangular matrix $L \in \mathbb{C}^{M \times M}$ and a unitary matrix $Q \in \mathbb{C}^{M \times M}$ to apply the ZF-DPC. It converts the symbol vector such a way that multiplying the symbol vector with $L$ creates a diagonal matrix [12]. Afterwards, the modified symbol vector is multiplied by Hermitian transpose of the unitary matrix, $Q^H$ and transmitted over the channel. A new symbol vector $\tilde{u}$ to convert the non-diagonals of $L$ to zero can be obtained as

$$\tilde{u}_i = u_i - \sum_{j=1}^{i-1} \frac{l_{ij}}{l_{ii}} u_j,$$

where $u$ is the original symbol vector. ZF-DPC pre-cancels the interference without any loss of information.
IV. MU-MIMO PRECODING ASIP

The ASIP is designed for a BS with $M = 4$ antennas that serves $M$ active users out of a total $N = 20$ users. The precoder chain can be divided in four sections as shown in Fig. 1, they are scheduling, matrix decomposition, precoding and power constraint. A norm-based greedy scheduling and total power constraint is used in this work. MMSE precoding is the primary focus of this work, but the ASIP is designed in such a way so that it can support ZF-DPC too. QR-decomposition is used for matrix decomposition as it is needed for both precoding algorithms.

![Fig. 1. MU-MIMO precoder.](image1)

A. Special Function Units

Several hardware units to accelerate MU-MIMO precoding are designed for the processor in addition to the general purpose function units (FU). We call them special function unit (SFU) throughout the paper. Two SFUs are designed to accelerate the greedy scheduling. A SFU called MGN is designed to calculate the absolute value of any complex number. Two real valued multipliers are used inside the MGN to compute the square of real and imaginary parts of the inputs. Another SFU, named SORT, is designed for sorting the values. We use an insertion sorter that takes the summation of absolute values and the corresponding indices as inputs at a time and keeps the indices of highest four values in sorted order.

![Fig. 2. Inverse square root (ISQRT) SFU.](image2)

The reciprocal of the norm of a vector is needed in QR decomposition. We design a three cycle inverse square root unit called ISQRT in this work. The architecture of the ISQRT unit is shown in Fig. 2. A look-up table (LUT) is used to hold the precomputed inverse square root values of all possible integers of the fixed point input. A 6-bit integer is used for the fixed-point input and thus, a LUT of size $2^6$ is used for ISQRT. The output of the LUT $x_0$ is used as an initial guess for the Newton-Rhapson method. A single iteration of the Newton-Rhapson is used to find the square root of any input $a$ as

$$x_1 = x_0 (1.5 - .5 * a * (x_0)^2). \quad (16)$$

Three real multipliers are used in ISQRT and two registers are used in between to shorten the critical path. A similar approach is taken to design a real-valued division circuit that is needed for ZF-DPC precoding.

B. High Level Architecture

A part of the TTA processor for MU-MIMO precoding is illustrated in Fig. 3. For readability, the whole processor figure is not given. The black horizontal straight lines represent the buses of the processor. The vertical rectangular blocks represent the sockets.

![Fig. 3. Implemented processor with reduced number of functional units.](image3)

The 32-bit fixed point processor core includes the load/store unit (LSU), arithmetic logic unit (ALU), global control unit (GCU), register files (RF), several SFUs and conventional FUs. The channel vectors of $N = 20$ users are stored in a memory. LSU can read a single value from the memory in a single cycle. A first-in-first-out (FIFO) memory buffer is used to write the output of the processor. Due to the data dependency of QR algorithm, it is not possible to utilize more than four multipliers in an instant. Therefore, four complex-multipliers are included in the ASIP. The real division unit is used for the ZF-DPC calculations of (15). Twenty five buses are used to support ILP and reduce the latency. Fifteen RFs are used to save the intermediate results in this work. The GCU is used to support jump and branching.

V. RESULTS AND DISCUSSION

We present sum-rate performance of greedy scheduling and compare with Gram-Schmidt (GS) based semiorthogonal user selection (SUS) and Round Robin scheduling algorithm in Fig. 4. ZF precoding is used with all schedulers. A cell edge scenario is considered where path loss is assumed to be equal for all the users in the system in order to eliminate the bias. By doing so, we ensure that the sum rate performance in Fig. 4 is only guided by the schedulers. The greedy scheduler achieves lower sum rate compared to SUS, but achieves higher sum rate compared to Round Robin scheduler. However, its complexity is significantly lower than SUS. Moreover, the gap between greedy and SUS decreases when path loss is introduced.

We present the bit error-rate (BER) performance of ZF, MMSE and ZF-DPC precoders for various SNR in Fig. 5. An additive white Gaussian noise (AWGN) channel is used for QPSK modulation and the BER is averaged over 100 000 Monte-Carlo trials. A greedy scheduler is used to select four users out of $N = 20$ users. It can be seen that the BER performance of DPC is better than MMSE and ZF in this scenario.
The TTA is configured with C code and macros are used to call the SFUs. The clock cycle needed to execute scheduling, matrix decomposition and precoding is provided in Table I. Memory access is a costly operation and can increase the latency significantly. For example, the scheduler needs to access the memory 80 times to read channel vectors of $N = 20$ users. QR decomposition also needs to access memory frequently and thus increase latency. The number of clock cycles needed for MMSE and DPC are nearly equal. However, DPC needs an extra division unit. 

A very small number of hardware implementation can be found for MU-MIMO precoding. A comparison with different precoder implementations of MU-MIMO precoder is presented in Table II. A DPC precoder based on nested trellis is implemented on FPGA in [4]. A Tomlinson-Harashima (TH) precoder is designed in [5] where the LQ decomposition is implemented in ASIP and the other parts are implemented as monolithic hardware.

The proposed ASIP performs very well in terms of throughput compared to [4] and [5]. In addition, the proposed ASIP is more realistic as it considers scheduling unlike the other implementations. The flexibility of the ASIP is also demonstrated with another different precoding algorithm, ZF-DPC. The costly memory access can be removed with a multiprocessor or vector architecture, but it will also increase the area significantly.

VI. CONCLUSION

We propose an ASIP for MU-MIMO scheduling and precoding. We simulate the performance of the scheduler and precoder in Matlab environment and propose a customized TTA processor. The processor is programmable with a retargetable compiler. The ASIP can support multiple precoding algorithm and can achieve low latency.

REFERENCES