Yield and Electrical Functionality of the Glass Laminated Conductive Wires and Connectors

Esa Hannila¹, Bobins Augustine, Timo Kurkela, Janne Lauri and Tapio Fabritius

Abstract—Large area electronics is becoming an embedded part of structural elements such as automotive and architectural glasses. In this study, the effect of glass lamination based fabrication process on the electrical performance and production throughput yield (TPY) of printed conductive wires and surface mounted (SMD) connectors on polyethylene terephthalate (PET) carrier film were investigated by measuring their electrical conductivity after lamination. Based on the experiments, lamination decreases the production yield of conductive wires and connectors due broken wires or dislocated connectors, especially if they are located close to the corners of laminate. On the other hand, lamination was observed to improve the electrical conductivity of wires. In addition, some potential failure mechanisms are discussed.

Index Terms—Electronics manufacturing, Large area electronics, Production yield, Structural Electronics

I. INTRODUCTION

THE recent development in the field of material and manufacturing technology has enabled completely new means for manufacturing processes of electronics [1-3]. Printing techniques that have already existed since printing revolution in the 1440’s Germany [1] have recently been found as a very promising method to fabricate thin, flexible and deformable large area electronics [1-4]. Printed electronics offers many benefits over more traditional, silicon-based rigid electronics. Manufacturing printed electronics additively induces less waste material, making it more environmentally friendly and inexpensive manufacturing method. As a manufacturing method, it is also applicable to fabricate electronics in a large volume rates efficiently, which allows manufacturing large-area and lightweight devices such as paper-thin displays, which require a large number of components [1-5]. Printed electronics does not completely replace silicon-based electronics, however, it opens new possibilities for disposable low-cost electric applications such as printed organic light emitting diodes (OLEDs) used in display technologies or organic photovoltaic cells (OPVs) used in photovoltaic energy harvesting [1, 6-7]. As part of the development, implementation of electronics inside of glass-laminate structures as embedded components has become reality. This has become considerable application for the productions in the field of automotive and architecture industry.

Integration of printed electronics inside the laminated glass utilizes the latest know-how of materials and manufacturing technologies. In this approach, electronics’ components are not only covered by glass, but they are embedded as a solid part of the glass laminate, making it different from the conventionally glass protected devices such as solar panels or displays. Embedding components as solid part of the laminate is beneficial as the laminate offers protection against mechanical stresses by dividing mechanical forces into larger areas [8]. Another benefit from glass lamination is improved thermal conductivity due higher heat transfer coefficient of intermediate material [9]. Maturity level of the technology is relatively low and thus the knowledge about the optimal materials, manufacturing parameters and their influence on production yield, quality, products’ lifetime and performance are limited. In order to get better understanding of influence of the lamination on printed electronics and to find reasons for systematic failures and to evaluate throughput yield, an electrical functionality test is required for glass laminated electronics. It is also worth mentioning that this know-how helps to optimize and develop the mass-manufacturing technologies for these types of products.

Reliability analysis of printed electronics has been intensively conducted over the past years [10-16] but similar analysis for glass laminated printed electronics has just initiated [17]. Previous published results focus on the aspects relevant to surface mounted LED on plastic carrier film. Those experiments show that lamination causes significant thermomechanical stress to laminated electronics and thus has an influence on the electronics properties and production yield. In this study, the electronics testing experiments were done to understand the influence of the lamination on the electrical characteristics of printed conductive wires (with and without surface mounted connectors) and to the production yield of them.

II. MATERIALS AND METHODS

Experimental verification and analysis were performed for ten identically processed glass laminates with ten different conductive wire patterns to obtain reasonable number of statistical data for valid yield analysis. In addition, two different

¹ This work is financially supported by Business Finland funded project (Dnro 3944/31/2014), Academy of Finland’s Printed intelligence infrastructure (grant no. 320017) and European Regional Development Fund’s Novel Digitally Fabricated Materials for Electronics, Optics and Medical Applications (grant no. A74080).

E. Hannila, Optoelectronics and Measurement Techniques Research Unit, University of Oulu, Erkki Koiso-Kanttilankatu 3, 90570 Oulu, (email: esa.hannila@oulu.fi)
variants of the test samples were analyzed as a reference. The more detailed features of these samples are described in this chapter.

A. Specifications of the used materials

Three different variants of laminated test samples with same conductive wire pattern were fabricated and analyzed. Type I samples are laminated in glass containing screen printed conductive wires with 10 different patterns on PET and surface mounted connectors (A1-A10). Type 2 samples are used as a reference for the laminated samples. They are equal with the sample type 1, but they are not laminated (B1). Type 3 samples are equal to sample type 2 with an exception that it does not have surface mounted connectors (B2). These reference samples are used to distinguish the influence of the connectors on the electrical characteristics of the laminates (see Fig. 1). Technical details of the used materials are summarized in Table I.

B. Layout of the test patterns

The layout of the test pattern was designed to investigate the effect of physical dimensions of the wires on the production yield. In addition, three surface mounted connectors were added on PET before lamination to get yield data of connectors with standardized interfaces.

All the tested samples (A1-A10 and B1-B2) were based on same conductive wire design. Each sample contained 10 silver trace patterns (I-X) with different pitch (0.5, 1.0, 1.27 and 2.54 mm) and line width (0.3, 0.5, 0.6 and 1.0 mm). The number of conductive wires varied between 6-40 wires. The key technical parameters of each pattern is shown in Table II and the photograph of laminated test structure is shown in Fig. 1.

C. Fabrication process of laminated electronics

In this concept, laminate fabrication process has three main phases: 1) Printing of the conductive wires, 2) Assembling and bonding discrete connectors on substrate and 3) Laminating the film into the glass. The used materials are summarized in Table I.

Conductive wires were rotary screen printed on flexible plastic substrate (PET, thickness 125 µm) in a roll-to-roll (R2R) process with proper heating based post-treatment. After the printing, three different type of connectors were assembled and bonded with wires on top of the PET. Before the bonding, the roll with conductive wires were cut to the sheets including ten different patterns shown in Fig. 1. First bonds of the connectors were done with UV-curable support epoxy, which prevents the connectors from moving and possibly breaking the isotropically conductive adhesive (ICA) bond and causing i.e. a short-circuit. Second, conductive bond was done by dispensing an ICA adhesive on the pins of the connectors. ICA is heat cured after assembling. Before laminating the PET, an additional smaller


piece of PET was added on top of the conductors for samples I, V and X to prevent any damage on them during the lamination at the edge of the glass. Each sheet was laminated inside the glass utilizing PVB lamination process. In the lamination, the PET was assembled between PVB and glass sheets. De-airing of the laminate stack is done through silicon tube and then baked in autoclave in gradually increased temperature (~130°C) and pressure (up to 9 bar). Laminates were cooled down to the ambient temperature before actual yield testing.

D. Number of samples and their identification

In total, ten glass laminates (A1-A10) were measured as test sample while only one piece of each reference samples (B1 and B2) were characterized. Each sample had 10 different conductive wire patterns identified with roman numbers I-X (See Fig. 1). The pattern identification with dimensional parameters of patterns are summarized in the Table II.

The patterns II-IV have also section in which the width and pitch of the conductors are narrowed. These dimensions are matching with the dimensions relevant to commonly used surface mounted components such as LEDs and regulators etc. thus, the resistance characteristics of conductors in pattern III is not directly comparable with the conductive wire with same lengths in pattern IX even though their cross-sectional area (defining the resistance) equals.

E. Resistance measurements

The resistance of each conductive wire in all patterns and sample types were measured 4 times to minimize the errors caused by the manual measurement. Digital multimeter devices (Mastech MS 8229 and Fluke 70 III) were used in these experiments. Galvanic contact of the multimeter probes to conductors were achieved on the edge of the PET film, which is remaining outside the laminate.

F. Optical coherence tomography measurements

Non-destructive structural characterization method, so called optical coherence tomography (OCT) was used in this study to evaluate structural changes caused by lamination and find reasons for the observed features of laminated electronics. OCT is widely used in (bio)medical measurements [18-19] but the same technology has been utilized also in industrial applications [17, 20-27] including the electronics quality inspection and reliability analysis [17, 22]. Briefly described, OCT is a light-based imaging method in which backscattered intensity profiles are recorded and typically, by lateral scanning of a probing beam cross-sectional images are composed. The lateral and the axial (depth) resolutions of the used OCT (Hyperion, Thorlabs Inc.) are 8 μm and 5.8 (in air) respectively.

G. Profilometer measurements

Surface topology measurements of printed conductive wires were performed to determine cross-sectional area of printed patterns and to evaluate the printing quality. Optical profilometer (Bruker Contour GT-K0) was used in this study.

H. Pareto analysis

Pareto analysis, also known as 80/20 method, is a statistical tool for quality management to identify relations between causes and their effects on results. The basic principle of the method is that 20 % of all causes explains 80 % of all results. Benefit of Pareto analysis is to identify causes that have the most impact. When most impactful cause has been identified, it can be modified to improve the results [28-29]. In this study, Pareto analysis was utilized to understand and identify the causes for catastrophic failure in printed conductors.

III. Measurement results

A. Functionality after lamination

The production yield for the test samples (A1-A10) were analysed utilizing yield analysis by measuring the resistance of the printed wires of each pattern after lamination. The resistance values of non-laminated samples (B1 and B2) were

---

TABLE III

<table>
<thead>
<tr>
<th>ID</th>
<th>I</th>
<th>II</th>
<th>III</th>
<th>IV</th>
<th>V</th>
<th>VI</th>
<th>VII</th>
<th>VIII</th>
<th>IX</th>
<th>X</th>
</tr>
</thead>
<tbody>
<tr>
<td>A1</td>
<td>100%</td>
<td>100%</td>
<td>100%</td>
<td>70%</td>
<td>83%</td>
<td>100%</td>
<td>100%</td>
<td>100%</td>
<td>100%</td>
<td>70%</td>
</tr>
<tr>
<td>A2</td>
<td>100%</td>
<td>33%</td>
<td>100%</td>
<td>100%</td>
<td>93%</td>
<td>100%</td>
<td>100%</td>
<td>90%</td>
<td>100%</td>
<td>90%</td>
</tr>
<tr>
<td>A3</td>
<td>67%</td>
<td>50%</td>
<td>0%</td>
<td>10%</td>
<td>53%</td>
<td>0%</td>
<td>10%</td>
<td>83%</td>
<td>0%</td>
<td>0%</td>
</tr>
<tr>
<td>A4</td>
<td>67%</td>
<td>50%</td>
<td>100%</td>
<td>100%</td>
<td>100%</td>
<td>95%</td>
<td>100%</td>
<td>100%</td>
<td>100%</td>
<td>0%</td>
</tr>
<tr>
<td>A5</td>
<td>83%</td>
<td>67%</td>
<td>100%</td>
<td>100%</td>
<td>93%</td>
<td>100%</td>
<td>100%</td>
<td>100%</td>
<td>90%</td>
<td>90%</td>
</tr>
<tr>
<td>A6</td>
<td>100%</td>
<td>83%</td>
<td>100%</td>
<td>100%</td>
<td>90%</td>
<td>100%</td>
<td>100%</td>
<td>90%</td>
<td>100%</td>
<td>65%</td>
</tr>
<tr>
<td>A7</td>
<td>100%</td>
<td>83%</td>
<td>100%</td>
<td>100%</td>
<td>98%</td>
<td>100%</td>
<td>100%</td>
<td>100%</td>
<td>100%</td>
<td>40%</td>
</tr>
<tr>
<td>A8</td>
<td>100%</td>
<td>67%</td>
<td>100%</td>
<td>80%</td>
<td>78%</td>
<td>90%</td>
<td>100%</td>
<td>100%</td>
<td>100%</td>
<td>10%</td>
</tr>
<tr>
<td>A9</td>
<td>33%</td>
<td>83%</td>
<td>100%</td>
<td>80%</td>
<td>8%</td>
<td>15%</td>
<td>100%</td>
<td>80%</td>
<td>100%</td>
<td>40%</td>
</tr>
<tr>
<td>A10</td>
<td>33%</td>
<td>67%</td>
<td>100%</td>
<td>100%</td>
<td>90%</td>
<td>100%</td>
<td>83%</td>
<td>100%</td>
<td>75%</td>
<td>0%</td>
</tr>
</tbody>
</table>

---

Fig. 2. The effect of line width on the production yield of conductive wires after lamination. The increased width improves the yield.
used as reference. The failure criteria of conductive wire was set so that if the absolute value of measured resistance had increased more than 100% from the initial resistance value (which depends on the physical measures of wires), it is considered as failed. The yield analysis was defined pattern by pattern (I-X) for each printed wire and obtained results are summarized in Table III.

Except the sample A3, which had very low yield (expected to be random fail), the production yield characteristics for laminated wires were coherent (sample A3 looks good in visual inspection). In case failure of the conductor was detected, the resistance was over the measurement range of used multimeter device. This type of phenomenon is referred as a catastrophic failure in electronics yield analysis. Excluding the laminate A3 from the analysis, patterns III and IX had 100% yield which is crucial in industrial scale production of these type of laminated electronics.

The Fig. 2. shows that the production yield of printed conductors decreases when the width is decreasing. In case the width is 1.0 mm, the yield was found to be almost 100% while the values for narrower wires were below 90%. However, it is worth mentioning, that all showed yield values for each pattern are not fully comparable because their pitches are not equal, location in laminate differ and the number of wires is different. For example, the lower yield of patterns with surface mounted connectors (I, V and X) can be partially explained by their narrow width (0.3 mm).

The location of the pattern in the laminate have influence on the production yield. Once the pattern is too close to the corners of the laminate (I and X), the yield of functional wires is reduced. However, those patterns in the corner have surface mounted connectors (narrow line width), and thus unambiguous conclusions about the effect of location on production yield requires further verification.

**B. Relative resistance changes of laminated wires**

In order to evaluate the influence of lamination process on the conductivity of printed wire on PET, the resistance characteristics of functional wires were further analyzed. Since the conductive wires in each pattern (I-X) varies, the relative changes of resistance were determined to get comparable values. The relative change of resistance ($R/R_0$) for laminated wires were calculated by dividing the measured resistance of laminated conductors ($R_1$) with reference resistance ($R_0$) of same patterns of samples B1 and B2. Obtained results are summarized in Fig. 3.

Lamination process was observed to improve the conductivity of printed wires. This phenomenon is also observed in other studies [30-31]. Performed curing is not ideal in R2R process due shorter curing time and lower temperature than the manufacturer recommends. In addition, the pressure during the lamination is also expected to improve the percolation of metal particles, resulting in the improved conductivity of the printed wire. [30-31] The improvements for the conductors without surface mounted connectors (II-IV, VI-IX) was 9% in average and 18% respectively for the wires with surface mounted connectors (I, V, X).

In addition, the measurement results show that surface mounted connectors (B1 type) decreases the resistance about 20% in contrast to the wires without connectors (B2 type).

**C. Absolute resistance characteristics of laminated wires**

The absolute resistance of printed conductors depends on many variables such as physical dimensions (width, thickness, length), printing and annealing parameters, lamination etc. Two different and representative patterns (V, VI) were analysed. The pattern V represents a sample with surface mounted connectors while pattern VI is pattern without connectors. The higher the wire ID, the shorter the conductor (V.1 is longer than V.2). Obtained results are shown in Fig. 4 and Fig. 5.

Based on theory, the resistance of conductive wire is linearly proportional to the length of it (assuming that cross-section is constant) [32]. This characteristic is greatly supported by the experimental results obtained from both patterns (Fig. 4 and Fig. 5). However, due to the fact that the physical dimensions of the wires in patterns VI and V are different, their absolute resistance values vary.

Knowing cross-sectional area (A) (measured by optical profilometer), length (L) and absolute resistance of the
For a conductor \((R)\) the electrical resistivity \((\rho)\) can be calculated by the Eq. 1.

\[
\rho = \frac{RA}{L}
\]

Cross-sectional area of wires of sample B2 in pattern VI.9 was measured to be 4.5e-3 mm\(^2\), the length of the corresponding wire was 163.6 mm. Thus, the resistivity of the printed silver wire is 3.9e-7 \(\Omega\)m. The value agrees with the specified volume resistivity of 4.0e-7 \(\Omega\)m for Asahi LS-411AW. Since the measured resistance is linearly proportional to the length of wire (Fig. 5.), resistivity is similar in all the printed wires of the pattern. Assuming that lamination does not significantly influence on the physical dimensions of the wires, the resistivity of laminated conductors is 3.5e-7 \(\Omega\)m.

**D. Inspection of structural changes caused by lamination**

Resistance measurements are appropriate to characterize production yield of laminated conductors, but they do not provide much information about the causes for the observed results. Thus, additional structural analysis of the laminates was done using visual inspection and OCT analysis. The observed key findings are briefly summarized in this section.

All the laminates look visually good and there is not any cracks on glass. Some excess PVB on the edge of laminate were observed. Due to the fact that part of the PET is outside the glass laminate, printed silver traces are oxidised (slightly brownish color) and partially detached from PET during the lamination. Visual inspection also reveals that some of the surface mounted connectors are dislocated during the lamination thus having impact on yield of those patterns (I, V and X).

Further OCT characterization were done in the regions on the proximity of surface mounted connectors. As shown in Fig. 6, the PET film is bended explaining the distorted light reflections from these areas. This is naturally modified by the thermomechanical stress distribution caused by lamination, and thus probably influencing on the yield of those patterns. However, further analysis and thermomechanical stress simulations are needed to confirm this observation.

**E. Pareto analysis**

Results of Pareto analysis are shown in Fig. 7. The results are based on the failures of each pattern per laminate. Only exception is the failure mechanism, which involves a connector. In case failure involves a connector, the results are based on patterns I, V and X. According to the analysis, most of the catastrophic failures in the samples can be explained by a broken conductor due graze (CBG) which occurred unsystematically in different patterns and had a count of error (COE) of 37. The second most impactful cause for failures was a tilted connector (TC). Tilting was most common at the both edges of the laminate. COE for the tilted conductor was 18. The third most impactful cause for failures, of which COE was 8, was a broken conductor due to delamination (CBD). Delamination also occurred unsystematically in different laminates as well as the grazes on conductor. Other causes for failures such as oxidation of conductor (OC), failures at component assembly and bonding (FAB) and bad printing quality (BPQ) had COE count of 0.

**Fig. 5.** Resistance of conductive traces in pattern (VI.1-VI.20). The absolute resistances of the wires are linearly proportional to the length of trace.

**Fig. 6.** Image of the connector with the distorted light reflections from PET (a); OCT cross-sectional image along the dashed line with emphasized PET film (b). Images are stitched from two measurements. Due to optical aberrations, the glass-PVB interface appears to be curved. The vertical scale bar is depicts optical distances.

**Fig. 7.** Results of Pareto analysis for causes that leads to catastrophic failure in the printed conductors and affecting the production yield. Conductor broken due graze (CBG); Tilted connector (TC); Conductor broken due delamination (CBD); Failures at component assembly and bonding (FAB); Oxidation of conductor (OC); Bad printing quality (BPQ)
IV. DISCUSSIONS

The production yield of each pattern varies depending on their properties (see Fig. 2). Printing and assembling the component can also act as a source for variations of production yield. In this study, conductors and component assembly were tested before the lamination hence the effect of production to TPY can be excluded.

The patterns with the surface mounted connectors have lower yield, which is problematic because they are favorable for many applications due to the better electrical conductivity. In addition, surface mounted connectors have standardized interfaces making them more compatible with other electronics. The reason for lowered yield can be partially explained by the high number of wires, smaller width of them and therefore lower tolerance for inaccuracies. Tension and consequent bending of PET due to stress at surface mounted connector during the lamination process may also affect to electrical functionality and lower the yield. Although this kind of tension affects on the yield, it does not completely explain the catastrophic failures in conductors and, according to earlier articles, it is possible to reduce the impact of this type of tension to conductor’s condition by growing the thickness of the conductor, which on the other hand decreases its durability to cycling bending [33-34]. Another solution for lowering the tension could be to modify the process parameters by lowering temperature and thus lowering thermal stress [35]. In addition, the patterns I and X were at the proximity of the corner of the laminate where the thermomechanical stress in lateral direction is expected to be the highest during the lamination thus having increased risk for dislocated connectors. However, the reasons for the decreased yield of the conductor patterns with the surface mounted connectors requires further investigation.

In all of the cases, the average conductivity of patterns (I-X) was observed to be increased by the lamination. It is worth to mention, that in the case of surface mounted connectors, conductivity improvement of the patterns was even more than without them. That can be explained by the fact that the conductors of the connectors have much higher conductivity than printed wires. Once the connectors are mounted on the surface, part of the printed conductors are bypassed with better conductive wires, reducing the absolute value for measured resistance.

According to the Pareto analysis the most impactful cause for critical failures in the samples was the grazes on the conductors outside of glass lamination that were most likely independent of the process. The grazes were most likely caused by a sharp object or sharp edge, which should not be the case in the lamination process. Hence, grazes are most likely occurred during transportation, preservation or measurements. Therefore, even if the lamination causes thermomechanical stress and creates challenges especially when using SMD components, the process itself may not be that harmful to conductors and may even be rather beneficial due the improved thermal and electrical conductivity. Still, using SMD components inside glass laminate requires additional designing due to thermomechanical stresses, which are expected to be the highest at the corner of the glass laminate and causing dislocated components.

From laminated electronics commercialization point of view the lifetime of the products is important. Lamination process itself is expected to have a significant impact on electronics lifetime. However, this study does not reveal the aspects of long-term reliability of laminated electronics and thus further research is needed.

V. CONCLUSION

According to this study, printed electronics lamination inside the glass is possible. Knowledge gained about the failure mechanisms from the Pareto analysis can be utilized to improve electronics design, material selection and process optimization in order to obtain a high electrical functionality and production yield. Lamination was also observed to improve the electrical conductivity of printed conductors. In order to make justified design rules and manufacturing guidelines for these type of products further studies are required. However, gained expertise is expected to accelerate the commercialization of glass laminated electronics for example in automotive industry and as architectural elements.

ACKNOWLEDGMENT

This work is financially supported by Business Finland funded project (Drno 3944/31/2014), Academy of Finland’s Printed intelligence infrastructure (grant no. 320017) and European Regional Development Fund’s Novel Digitally Fabricated Materials for Electronics, Optics and Medical Applications (grant no. A74080)

REFERENCES

optical coherence tomography using BM

S. Makita, T. Fabritius and Y. Yasuno, "Full

I2MTC 2019 I

J. Lauri, E. Hannila and T. Fabritius, "Non

vol. 88, no. 20, pp. 68

reliabili

Jonsson and L. R. Zheng, "Electrical performance and

L. Xie, M. Mäntysalo, A. L. Cabezas, Y. Feng, F.

E. Halonen, A. Halme, T. Karinsalo, P. Iso

T. Happonen, J. Häkkinen, T. Fabritius, "Cyclic

bending reliability of silk screen printed silver traces on

T. Happonen, J.-V. Voutilainen, J. Häkkinen and T.

Fabritius, "The effect of width and thickness on cyclic

bending reliability of screen printed silver traces on a

plastic substrate," IEEE Transactions on Components,

Packaging and Manufacturing Technology, 2016.

T. Happonen, J. Häkkinen and T. Fabritius, "Cyclic

bending reliability of silk screen printed silver traces on

plastic and paper substrates," IEEE Transactions on


T. Happonen, T. Ritvonen, P. Korhonen, J. Häkkinen

and T. Fabritius, "Modeling the Lifetime of Printed

Silver Conductors in Cyclic Bending with the Coffin

Manson relation," IEEE Transactions on Device and


E. Halonen, A. Halme, T. Karinsalo, P. Iso-Ketola, M.

Mäntysalo and R. Mäkinen, "Dynamic bending test

analysis of inkjet-printed conductors on flexible

substrates," in 2012 IEEE 62nd Electronic Components


M. e. a. Mantysalo, "Evaluation of Inkjet Technology

for Electronic Packaging and System Integration," in

2007 Proceedings 57th Electronic Components and


L. Xie, M. Mäntysalo, A. L. Cabezas, Y. Feng, F.

Jonsson and L. R. Zheng, "Electrical performance and

reliability evaluation of inkjet-printed Ag

interconnections on paper substrates," Materials Letters,

vol. 88, no. 20, pp. 68-72, 2012.

J. Lauri, E. Hannila and T. Fabritius, "Non-Destructive

Characterization of Glass Laminated Electronics," in


S. Makita, T. Fabritius and Y. Yasuno, "Full-range,

high-speed, high-resolution 1-µm spectral-domain

optical coherence tomography using BM-scan for

volumetric imaging of the human posterior eye," Optics

Express, 2008.

S. Makita, T. Fabritius and Y. Yasuno, "Quantitative

retinal blood flow measurement with three-dimensional

vessel geometry determination using ultrahigh-resolution

Doppler optical coherence angiography," Optics Letters,

2008.

T. Fabritius, S. Makita, Y. Yasuno and R. Myllylä,

"Wettability characterization method based on optical

coherece tomography imaging," Optics Express, 2010.

J. Lauri, J. Czajkowski, R. Myllylä and T. Fabritius,

"Measuring flow dynamics in a microfluidic chip using

optical coherence tomography with one micron axial

resolution," Flow Measurement and Instrumentation,

2015.

J. Czajkowski, T. Fabritius, J. Ulanski, T. Marszelek, M.

Gazicki-Lipman, A. Nosal, T. Sliż, E. Alarousu, T.

Prykári, R. Myllylä and G. Jabbour, "Ultra-High

Resolution Optical Coherence Tomography for

Encapsulation Quality Inspection: Study base on

Parylene C protective polymer layer," Applied Physics B,

2011.

J. Lauri, A. Bykov and T. Fabritius, "Quantification of

cell-free layer thickness and cell distribution of blood by

optical coherence tomography", Journal of Biomedical

Optics, 2016.

J. Lauri, A. Koponen, S. Haavisto, J. Czajkowski and T.

Fabritius, "Analysis of Rheology and Wall Depletion of

Microfibrillated Cellulose Suspension Using Optical


A. Koponen, L. J. S. Haavisto and T. Fabritius,

"Rheological and Flocculation Analysis of Microfibrillated

Cellulose Suspensions Using Optical Coherence Tomography,"


T. Fabritius and R. Myllylä, "Investigation of swelling

behaviour in strongly scattering porous media using

optical coherence tomography," Journal of Physics D:


T. Fabritius and R. Myllylä, "Liquid sorption

investigation of porous media by optical coherence

tomography," Journal of Physics D: Applied Physics,

2006.

G. Karuppussami and R. Gandhinathan, "Pareto

analysis of critical success factors of total quality

management: A literature review and analysis," The TQM


F. Talib, Z. Rahman and M. Qureshi, "Pareto Analysis

of Total Quality Management Factors Critical to

Success for Service Industries," in International Quality


J. Peralba, A. de Laat, C. Hendriks and U. Schubert,

"Inkjet-printed silver tracks: low temperature curing and

thermal stability investigation," Journal of Materials


Dr. Bobins Augustine, DSc.Tech was born in Kerala, India in 1987. He received his Bachelors and Masters Degrees in Applied Physics from Mahatma Gandhi University (India, 2008) and Cochin University of Science and Technology-CUSAT (India, 2010) respectively. He secured outstanding student in physics award during his Bachelors and was in the top 8 scorer in the National CAT exam for Masters Degree. He further continued as a project fellow in CUSAT working on pressure sensing and surveillance application using conducting polymers. He later received the doctoral scholarship in University of Oulu, Finland in 2011. He completed his doctoral degree with minimum assistance and graduated as a Doctor of Science (Technology) in winter 2016 and continued as a post-doctoral researcher in University of Oulu till the beginning of 2019. He authored, worked and collaborated on several scientific articles and projects relating to organic electronics and photovoltaics. He is currently pursuing his scientific career and interests focused on printed electronics and emerging PV.

Timo Kurkela work as research scientist at Technical Research Centre of Finland (VTT) in Oulu. He has received his Bachelor of Science degree from Faculty of Science in University of Oulu majoring in physics in 2013 and Master of Science degree from Faculty of information Technology and Electrical engineering in University of Oulu majoring in microsystems technology in 2016. He is currently part of the flexible electronics integration team and his research interest includes hybrid electronics design and system integration.

Janne Lauri is a post-doctoral researcher at the Optoelectronics and Measurement Techniques unit at the University of Oulu, Finland. He received the M.Sc. and D.Sc. (Tech.) degrees in engineering from the University of Oulu in 2007 and 2013, respectively. His research interests include optical coherence tomography, microfluidics, flow dynamics of industrial suspensions and development of optical imaging methods for printed intelligence manufacturing.

Tapio Fabritius received the M.Sc. and D.Sc. degrees (applied electronics) engineering from the University of Oulu, Oulu, Finland, in 2003 and 2007, respectively. He has been with the University of Oulu since 2003, where he is currently a full Professor and the head of the Optoelectronics and Measurement Techniques Research Unit. His current research interests include the development of instrumentation and printed intelligence manufacturing technologies. He has published more than 50 peer-reviewed papers in reputed journals.

Esa Hannila received the M. Sc. degree and Doctoral study rights from University of Oulu, Oulu, Finland, in 2018. He has started working in the University of Oulu in 2017. He currently works in the research unit of Optoelectronics and Measurement Techniques as post-doctoral student. His current research interests involve reliability testing, multiphysics simulations and development for printed intelligence and additive manufacturing methods.